This paper reports the first, near theoretical limit breakdown voltage (1,750V) 4H-SiC BJTs with both high DC current gain(24.8) and low specific on-resistance (8.4mΩ⋅cm 2 at 50A/cm 2 and 12mΩ⋅cm 2 at 356A/cm 2 ) based on a drift layer of only 12µm, doped to 8.5x10 15 cm -3 . The high performance is achieved through the use of an optimum single-step junction termination extension (JTE), Al-free base Ohmic contact and wet-oxygen low-temperature re-oxidation annealing. Detailed processing conditions are reported. Room temperature and high temperature currentvoltage characteristics are also reported.
Introduction
Due to its excellent material properties, 4H-SiC has been exploited for high temperature and high power applications. Being free of gate oxide problems and having the potential to achieve low onstate voltage drop with high current, 4H-SiC power bipolar junction transistors (BJTs) are gaining increased interest in recent years. The first high power 4H-SiC BJTs were published in 2000 [1] [2] [3] . Thereafter, more high voltage 4H-SiC BJTs were reported, including (i) a 1,800V 4H-SiC BJT with a maximum AC current gain of 20 and I C = 3.8A (J C =271A/cm 2 ) at V CE =5V and a specific onresistance (R SP_ON ) of 10.8 mΩ.cm 2 at J C =193A/cm 2 by using a drift layer of 20µm, doped to 2.5x10 15 cm -3 [4] ; (ii) a 4H-SiC BJT with V CEO >3200V, a DC current gain of 15 at Ic = 1.2A (J C =115A/cm 2 ) and an R SP_ON of 78 mΩ⋅cm 2 by using a drift layer of 50µm doped to 8x10 14 cm -3 [5] ; (iii) a 500V 4H-SiC BJT based on a 20µm, 2.4x10 15 cm -3 doped drift layer, showing DC current gains over 50 and an R SP_ON of 26mΩ⋅cm 2 [6] ; (iv) a 480V 4H-SiC BJT with an AC current gain of 38 at Jc=114A/cm 2 and an R SP_ON of 14 mΩ⋅cm 2 based on a 12µm, 6x10 15 cm -3 doped drift layer [7]; and (v) a >1000V 4H-SiC BJT with a DC current gain of 32 at Jc=310A/cm 2 and a specific on-resistance of 17 mΩ⋅cm 2 based on a 12µm, 6x10 15 cm -3 doped drift layer[8]. This paper reports a high performance, near theoretical breakdown voltage (1,750V-4.9A) 4H-SiC BJT. layer is used as the base. The collector is a 12µm 8.5×10 15 cm -3 doped drift layer grown on n + -type 4H-SiC substrate. A single BJT cell is designed to contain 43 emitter fingers with the dimension of 1186µm×14µm. The device active area is 1.2mm 2 excluding the bonding pads and the JTE region. The total device dimension is 1.57mm×1.66mm. The designed spacing between the emitter-finger edge and the base implanted region is 3µm. Fig.2 shows the top view photos of a fabricated 4H-SiC BJT.
Device Design and Fabrication
The emitter mesa is formed by using inductively coupled plasma (ICP) etching. The base contact region is implanted by carbon and aluminum at room temperature with a total dose of Al and C equals to 1.1×10 15 cm -2 , which consists of C ions of 4x10 14 cm -2 at 28keV, 5.2x10 14 cm -2 at 60 keV, and 1.1x10 14 cm -2 at 75 keV plus Al ions of 3.6x10 14 cm -2 at 50 keV and 7.5x10 14 cm -2 at 100 keV. The implanted sample is then annealed at 1550 o C for 30 minutes in Ar. A single step JTE based on the p-type base epi-layer is used to improve the edge termination. The JTE region width is 160µm. Each BJT cell is isolated from each other by a mesa etching of ~1.4µm into the drift layer. The passivation is done first by a 2-hour wet thermal oxidation at 1100 o C, followed by a 1-hour Ar annealing at 1100 o C. The sample is then annealed for 3 hours at 950 o C for the wet-oxygen lowtemperature re-oxidation[9]. After thermal oxidation, 250nm SiO 2 and 250nm Si 3 N 4 are deposited by PEVCD to increase the passivation layer thickness. Emitter and base contact is formed by 200nm Ti covered by 200nm TiN, which is Al-free and is to prevent possible Al-spiking during the following high temperature Ohmic contact annealing. AlTi(20nm)\Ni(700nm) bi-layer is used as the collector contact metal on the substrate. All the contacts are annealed simultaneously in hydrogen and nitrogen forming gas for 8 minutes at 1050 o C. The emitter n-type specific contact resistance is 6.5×10 -6 Ω⋅cm 2 , and the base p-type specific contact resistance is 0.2 Ω⋅cm 2 . After the Ohmic contact formation, another bi-layer of PECVD SiO 2 (410nm) and Si 3 N 4 (250nm) is deposited for the insulation between the overlay metals. Finally the overlay metals of Ti(50nm) and Au( 1.5µm) are deposited to connect emitter fingers and to form the base and emitter bonding pads. The collector overlay metal is 100nm Ni and 700nm Au on the substrate.
Characterization and Discussion
The forward I-V characteristics of the fabricated 4H-SiC BJT are measured by Tektronix 371A curve tracer. The blocking performance is tested by Keithley 248 high voltage supply and Keithley 6517A electrometer. Fig.3 
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together with a DC current gain of 24.8 for high collector current densities ranging from 230 to 270A/cm 2 . The AC current gain is 28 at around Jc=125A/cm 2 . I C is tested up to 4.92A (J C =410A/cm 2 ) at V CE =6.5V. The specific on-resistance (R SP_ON ) is 12.0mΩ⋅cm 2 based on I C = 4.27A (J C =356A/cm 2 ) at V CE =4.26V. At a lower current density of 50A/cm 2 , the BJT has an R SP_ON of only 8.4mΩcm 2 . Negative temperature coefficient for the current gain is observed. Fig.4 shows the BJT I-V curves measured at 150 o C. The peak current gain decreases to 15.9 at Ic=2.38A(Jc=198A/cm 2 ), Vce=20V. The R SP_ON increases to 21.6 mΩ⋅cm 2 based on I C = 2.1A (J C =175A/cm 2 ) at V CE =3.78V. The blocking voltage is slightly increased to V CEO =1760V with a leakage current of 4µA.
The BJT DC current gain at V CE =10V is shown in Fig.5 as a function of the collector current density. At room temperature, the DC current gain is above 24.0 for Jc=160A/cm 2 to Jc=319A/cm 2 . The peak DC current gain is 24.8 and is maintained over the range of Jc=230A/cm 2 to 270A/cm 2 . At 150 o C, it is seen that the BJT maintains a DC current gain above 15 over a high current density of J C =125A/cm 2 to Jc=225A/cm 2 . The value of V B 2 /R SP_ON for the BJT is 255MW/cm 2 at Jc=356A/cm 2 and 365MW/cm 2 at Jc=50A/cm 2 . This is among the best reported to date [4, 5] .
The ideal parallel plane junction breakdown voltage of this 12µm drift layer is 1856V. The achieved experimental open-base blocking voltage Vceo=1750V reaches 94% of the theoretical value.
The high blocking performance in this 12µm drift layer BJT is attributed first to the optimum single-step JTE for edge termination. Secondly, using the Alfree base Ohmic contact eliminates the possible Al-spiking, and prevents the blocking degradation due to Ohmic contact annealing [6] [7] [8] . And finally, the low-temperature wet- 
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oxygen re-oxidation annealing could result in a better junction passivation for both the base-emitter junction and the base-collector junction, and hence greatly reduces the edge leakage currents. Fig. 6 presents the base-emitter junction characteristics of the fabricated 1750V-4.9A BJT measured by HP4145B Semiconductor parameter analyzer, which shows a much less leakage current compared to the previously reported BJTs [3] . Switching characterization shows that the BJT current rise and fall times are less than 350ns.
Summary
A near theoretical high blocking voltage (1750V) 4H-SiC BJT has been demonstrated and tested to 4.9A (Jc=410A/cm 2 ) by using a drift layer of only 12µm doped to 8.5×10 15 cm -3 . The BJT achieves a DC current gain of 24.8 over a wide range of high current densities. The lowest R SP_ON at room temperature is 8.4mΩ⋅cm 2 at 50A/cm 2 and 12mΩ⋅cm 2 at 356A/cm 2 . At 150 o C ambient temperature, the BJT maintains a DC current gain larger than 15 over the range of Jc=125A/cm 2 to Jc=225A/cm 2 . Further processing technologies improvements are needed to achieve higher current gains and higher switching speed. 
